Introduction
SiC power devices have so far been researched and developed mainly for middle-voltage classes [1] [2] [3] . Recently, their research field has expanded to higher power inverter/converter systems, which support society's infrastructures, such as electric power industries and railways. We have reported development of hybrid power modules with 1700V-class SiC Schottky barrier diodes for traction inverters [4] . In the applications described above, power switching devices handling even higher voltage have also been demanded. Therefore, in this paper, 3300V-class SiC DMOSFETs (Double-diffused Metal-Oxide-Semiconductor Field Effect Transistors) are investigated in detail. Effectiveness of doping into the JFET (Junction Field Effect Transistor) region of a MOSFET (JFET doping (JD)) on realizing low on-resistance was revealed even at high temperatures.
Device Structures
Fabrication of doubly-implanted vertical MOSFETs was performed on 4Hn-SiC (0001) wafers with a 30 µm lightly-doped n-type drift layer (N D −N A = 3.0×10 15 cm
−3
). An originally-developed field limiting ring structure was employed for the junction termination which guarantees stable avalanche breakdown at around 4 kV. JD was performed with multiple high-energy nitrogen implantation to form an n − layer. The doping condition was carefully designed in advance by process and device simulations since it significantly influences both the on-resistance and the breakdown voltage. A 50-nm thick gate oxide was formed by thermal oxidation with subsequent nitridation. All the devices fabricated in this study consist of several tens of square-shaped unit cells arranged with a cell pitch (L FP ) of 11 µm. Figure 1 shows the dependence of the specific on-resistance (R on,sp ) on the channel length (L ch ) of MOSFETs fabricated with and without the JD process. Their JFET length (L J ) is 3.0 µm, and the data were taken at room temperature. R on,sp decreases monotonically as L ch is shortened, and it shows nearly the same trend regardless of the use of JD process. The smaller R on,sp for the devices with JD is due to the reduction of the JFET resistance. The channel mobility was deduced to be about 22 cm 2 /V⋅s in both structures. Figure 2 shows the L J dependence of R on,sp . R on,sp increases drastically for short L J , and this increase occurs at a longer L J in the devices without JD. Since R on,sp of the devices with JD is smaller than that without in the entire L J range studied here, the effect of the depletion layer in the JFET region as well as the spread resistance are supposed to be influential on R on,sp . Figures 3(a) and 3(b) show an analysis of the resistive components of R on,sp with and without JD, respectively. The normalized resistances of the drift, JFET, and channel regions (R J , R drift , and R ch ) were estimated by TEG (Test Element Group) analyses. R ch is decreased by shortening L J regardless of the application of the JD process, and this is due to the increase of the channel width density while L ch and L FP are both kept constant. Besides, R J +R drift increases significantly as L J is shortened, and the effect is more pronounced in the devices without JD. This result suggests that lowering R J +R drift is quite effective in reducing the MOSFET's total resistance.
Results and Discussion
Figure 4(a) shows the L J dependence of the blocking voltage between the source and the drain electrodes (BV DS ) at V GS = −10 V. The JD process is seen to lower BV DS as L J increases. This result indicates that with long L J the field shielding effect by the depletion layer becomes weaker by the adoption of the JD process. Figure 4(b) shows the simulated results of the L J dependence of the electric field at the edge of the p-well region (E SiC ) at a V DS bias of 3300 V. At long L J and adoption of the JD process both lead to an increase in E SiC , which affects BV DS . Thus, it is important to select the optimum cell structure for ensuring reliability as both R on,sp and BV DS decrease with JD. Figure 5 shows typical I DS -V DS characteristics of the MOSFET with JD having an optimized L J of 2.2 µm. R on,sp was deduced to be about 14 mΩcm 2 at J DS = 100 A/cm 2 . Figure 6(a) shows the temperature dependence of R on,sp . The MOSFET with JD shows lower R on,sp and a smaller temperature coefficient at higher temperatures compared with that without. This result was analyzed using TEG devices and summarized in Figure 6 (b) where the temperature dependences of R J +R drift and R ch are shown. The temperature coefficients of R ch of the two devices were deduced to be almost the same value, since the JD was designed not to affect the channel characteristics. The negative coefficients should be due to the increase in the channel mobility at high temperature. On the other hand, R J +R drift increases at higher temperature, and the temperature coefficient is smaller in the devices with JD. This is considered to be because the JFET region with higher doping concentration makes devices less sensitive to temperature in terms of the resistivity. These results suggest that the JFET doping is effective in realizing MOSFETs with low on-resistance at and above room temperature. In this case, short L J should be employed in terms of the reliability in high voltage environments.
Summary
We investigated the effects of JFET doping on the static characteristics of 3300V-class SiC DMOSFETs. The JFET doping technique was revealed to be significantly effective in reducing the on-resistance, especially the JFET resistance, with no degradation in the breakdown characteristics for devices with properly structured unit cells. It is also a favorable technique in terms of lowering the on-resistance at high temperatures where the JFET resistance severely increases. Dependence of specific on-resistance on the MOSFETs' channel length 
